
# Scalable Validation of Binary Lifters



Ph.D. Final Exam Talk
by
Sandeep Dasgupta
advised by
Prof. Vikram Adve


# Binary Analysis is Important

The ability to directly reason about binary is important

scenarios where binary analysis is useful

- ☐ Missing source code (e.g. legacy or malware)
- ☐ Avoids trusting compilers
- ☐ Avoids separate abstractions for library code

# A General Approach for Binary Analysis



# Lifting is Challenging

Manual encoding the effects of binary instructions is hard

- ☐ Vast number of instructions
- ☐ Standard manuals are often ambiguous, buggy, include divergence in the behaviours of variants


```
      Semantics of Register Variant
(movsd %xmm1 , %xmm)
      Semantics of Memory Variant
(movsd (%rax) , %xmm0)

      $1. XMM0[63:0] ← XMM1[63:0]
      $1. XMM0[63:0] ← MEM_ADDR[63:0]

      $2. XMM0[127:64] (Unmodified)
      $2. XMM0[127:64] ← 0
```

☐ Lack of formal operational ISA specifications (in general)

# Lifting is Pivotal in Binary Analysis



# Validation of Lifting is Critical



Faithful binary transla<mark>tion s</mark>trengthens trust in binary analysis results



#### Thesis Statement

To develop formal and informal techniques to achieve high confidence in the correctness of binary lifting, from a complex machine ISA (e.g., x86-64) to a rich IR (e.g., LLVM IR), by leveraging the semantics of languages involved (e.g., x86-64 and LLVM IR)

# Summary of Prior Work

# Require random testing

- Martignoni et al. ISSTA'10
- Chen et al. CLSS'15

# Restricted to instruction- or basic-block-level validation

- Martignoni et al.ISSTA'10, ASPLOS'12
- Chen et al. CLSS'15
- Meandiff Kim et al. ASE'17

# Require instrumentation

Reopt-vcg, John et al. SpISA'19

# Scope of the work

Validating the translation from x86-64 programs to LLVM IR using McSema - a mature, active maintained, and open-source lifter

# Our Approach: Intuition

#### Observation

Most binary lifters are designed to perform simple instruction-byinstruction lifting followed by standard IR optimizations to achieve simpler IR code

#### Intuition

Formal translation validation of single machine instructions can be used as a building block for scalable full-program validation

# Our Two-Phase Approach

Phase I Single-Instruction Translation-Validation (SITV)

- Translation-validation of lifted instructions in isolation
- Leverages our prior work on formalizing x86-64 semantics

Phase II Program-level Validation (PLV)

- A scalable approach for full-program validation build on SITV
- Cheaper than symbolic-execution based equivalence checking

#### Contributions

- ☐ Defining the formal Semantics of x86-64 (PLDI'19)
  - Most Complete user-level instruction semantics
  - Faithful up to through testing
  - Revealed Bugs in Intel Manual and related semantics
  - Useful for various formal analyses
- ☐ Developing scalable technique for validating lifters (PLDI'20)
  - First SIV framework for an extensive x86-64 ISA
  - Revealed Bugs in a mature lifter like McSema
  - Novel Technique for SITV-assisted full-program validation

# Defining Formal Semantics of x86-64 ISA


# Challenges: from ISA Spec to Semantics



- ☐ 3000+ pages of informal description
- ☐ 996 unique mnemonics with 3736 variants
- ☐ Inconsistent behavior of variants

# Scope of Work (3155 / 3736)


Supported (3155)Unsupported (581)




Strata BVL\* semantics

60% in scope

<sup>\*</sup> BVL: Bit-vector logic




<sup>\*</sup> BVL: Bit-vector logic




<sup>\*</sup> BVL: Bit-vector logic

<sup>\*\* 30+</sup> simplification rules. BVL formula of shrxl with 8971 terms simplified to 7 terms




<sup>\*</sup> BVL: Bit-vector logic

<sup>\*\* 30+</sup> simplification rules. BVL formula of shrxl with 8971 terms simplified to 7 terms



<sup>\*</sup> BVL: Bit-vector logic


<sup>\*\* 30+</sup> simplification rules. BVL formula of shrxl with 8971 terms simplified to 7 terms




<sup>\*</sup> BVL: Bit-vector logic

<sup>\*\* 30+</sup> simplification rules. BVL formula of shrxl with 8971 terms simplified to 7 terms

# Support Comparison



# Support Comparison



#### Validation of Semantics

Instruction Level Testing (7000+ inputs states) Comparing with hardware Program Level Testing (GCC-c torture tests) Comparing with Comparing SMT formula Stoke

12+ Bugs reported

- Intel Manual
- Strata formulas



40+ Bugs reported In Stoke

# A Few Reported Bugs

```
intel Manual Vol. 2: March 2018
```

# VPSRAVD (VEX.128 version) COUNT\_0 ← SRC2[31:0] (\* Repeat Each COUNT\_i for the 2nd through 4th dwords of SRC2\*) COUNT\_3 ← SRC2[100:96] DEST[31:0] ← SignExtend(SRC1[31:0] >> COUNT\_0); (\* Repeat shift operation for 2nd through 4th dwords \*) DEST[127:96] ← SignExtend(SRC1[127:96] >> COUNT\_3);

DEST[MAXVL-1:128]  $\leftarrow$  0;



#### VPSRAVD (VEX.128 version)

COUNT\_0 ← SRC2[31:0]

(\*Repeat Each COUNT\_i for the 2nd through 4th dwords of SRC2\*)

COUNT\_3 ← SRC2[127:96];

DEST[31:0] ← SignExtend(SRC1[31:0] >> COUNT\_0);

(\*Repeat shift operation for 2nd through 4th dwords \*)

DEST[127:96] ← SignExtend(SRC1[127:96] >> COUNT\_3);

DEST[MAXVL-1:128] ← 0;

# A Few Reported Bugs



Stoke Implementation May 2018

```
VCVTSI2SD (VEX.128 encoded version)
```

```
IF 64-Bit Mode And OperandSize = 64

THEN

DEST[63:0] ←Convert_Integer_To_Double_Precision_Floating_Point(SRC2[63:0]);

ELSE

DEST[63:0] ←Convert_Integer_To_Double_Precision_Floating_Point(SRC2[31:0]);

FI:
```

DEST[127:64] ←(Unmodified)



Intel Manual Vol. 2: May 2019

#### VCVTSI2SD (VEX.128 encoded version)

```
IF 64-Bit Mode And OperandSize = 64
THEN
    DEST[63:0] ← Convert_Integer_To_Double_Precision_Floating_Point(SRC2[63:0]);
ELSE
    DEST[63:0] ← Convert_Integer_To_Double_Precision_Floating_Point(SRC2[31:0]);
FI;
DEST[127:64] ← SRC1[127:64]
```

# A Few Potential Applications


- ☐ Program verification
- ☐ Translation validation of compiler optimization
- ☐ Security vulnerability tracking

# Lifter Validation: Our Approach




Phase II Program-level Validation (PLV)

#### Overall Goal




Our goal is to validate the translation from P to T

# Single-Instruction Translation Validation



\*SITV: Single Instruction Translation Validation Framework




# SITV: Evaluation Setup


Applied translation validation on 1349 out of 3736 instruction variants

- ☐ McSema supports 1922 variants; all supported by our ISA model
- ☐ Exclude 573 because of limitations of LLVM semantics e.g., unsupported vector or FP types, intrinsic functions
- ☐ Solver runtime: min 0.25 s, max 29.89 s, median -

### SITV: Performance



# SITV: Revealed Bugs



# SITV: A Few Reported Bugs



Intel Manual Vol. 2: May 2019

xaddq %rax, %rbx

- (1) temp  $\leftarrow$  %rax + %rbx
- (2)  $\sqrt[9]{rax} \leftarrow \sqrt[9]{rbx}$
- (3) %rbx  $\leftarrow$  temp

```
McSema Implementation
```

xaddq %rax, %rbx (with same operands)

- (A) old\_rbx  $\leftarrow$  %rbx
- (B) temp  $\leftarrow$  %rax + %rbx
- (C) %rbx ← temp (D) %rax ← old\_rbx

## SITV: A Few Reported Bugs

Intel Manual Vol. 2: May 2019 pmuludqu (128-bit operands)

(1) DEST[63:0]  $\leftarrow$  DEST[31:0] \* SRC[31:0]

(2) DEST[127:64] ← DEST[63:32] \* SRC[63:32]

**McSema Implementation** 

pmuludqu (128-bit operands)

- (1) DEST[63:0]  $\leftarrow$  DEST[31:0] \* SRC[31:0]
- (2) DEST[ $\overline{127:64}$ ]  $\leftarrow$  (unchanged)

#### SITV: A Few Reported Bugs

```
Intel Manual Vol. 2: May 2019 cmpxchgl %ecx, %ebx
```

```
TEMP ← ebx

IF eax = TEMP THEN

ZF \leftarrow 1;
ebx \leftarrow ecx;

ELSE

ZF \leftarrow 0;
eax \leftarrow TEMP;
ebx \leftarrow TEMP;
ebx \leftarrow TEMP;
```

```
McSema Implementation cmpxchgl %ecx, %ebx
```

```
TEMP ← rbx

IF (32'0 \circ eax) = TEMP THEN

ZF ← 1;
ebx ← ecx;

ELSE

ZF ← 0;
eax ← TEMP;
ebx ← TEMP;
```

#### Lifter Validation: Our Approach

Phase I Single-Instruction Translation-Validation (SITV)



# .data 0x60f238: <GLOBL> ... .text someFunction: addq %rax, %rbx movq 0x60f238, %rax

Binary Program (P)

#### SITV PLV

define ... @someFunction (%struct.State\* %S, ...) {

Pre-computed Simulated Address

```
%RAX = getelementptr ... %S, ...; Compute simulated RAX address %RBX = getelementptr ... %S, ...; Compute simulated RBX address %RCX = getelementptr ... %S, ...; Compute simulated RCX address ; addq %rax, %xbx %VAL_RBX = load i64, i64* %RBX %VAL_RAX = load i64, i64* %RAX %X = add i64 %VAL_RAX, i64 %VAL_RBX store i64 %X, i64* %RBX
```

```
; mov 0x60f238, %rax

%VAL_MEM = load i64, i64* %GLOBL

store i64 %VAL_MEM, i64* %RAX
```

#### SITV PLV

```
.data
0x60f238: <GLOBL>
...
.text
someFunction:
addq %rax, %rbx
movq 0x60f238, %rax
```

Binary Program (P)

```
define ... @someFunction (%struct.State* %S, ...) {
    %RAX = getelementptr ... %S, ...; Compute simulated RAX address
    %RBX = getelementptr ... %S, ...; Compute simulated RBX address
    %RCX = getelementptr ... %S, ...; Compute simulated RCX address
    ; addq %rax, %rbx
    %VAL_RBX = load i64, i64* %RCX
    %VAL RAX = load i64, i64* %RAX
    %X = add i64 %VAL RAX, i64 %VAL RBX
    store i64 %X, i64* %RBX
    ; mov 0x60f238, %rax
    %VAL_MEM = load i64, i64* %GLOBL
    store i64 %VAL_MEM, i64* %RAX
```

#### SITV PLV

```
.data
0x60f238: <GLOBL>
...
.text
someFunction:
addq %rax, %rbx
movq 0x60f238, %rax
```

Binary Program (P)

```
define ... @someFunction (%struct.State* %S, ...) {
    %RAX = getelementptr ... %S, ...; Compute simulated RAX address
    %RBX = getelementptr ... %S, ...; Compute simulated RBX address
    %RCX = getelementptr ... %S, ...; Compute simulated RCX address
    ; addq %rax, %rbx
    %VAL RBX = load i64, i64* %RBX
    %VAL RAX = load i64, i64* %RAX
    %X = add i64 %VAL RAX, i64 %VAL RBX
    store i64 %X, i64* %RBX
    ; mov 0x60f238, %rax
    store i64 6353464, i64* %RAX
```

#### PLV: Our Approach


#### **Compositional Lifting**

To propose an alternate reference program, T', generated by carefully stitching the validated lifted IR sequences (using SITV)

#### **Transformation & Matching**

- ☐ **Transformation:** Uses semantic preserving transformations to reduce T' and original lifted program (T) to a common form
- ☐ Matching: Checks the data-dependence graphs of transformed versions for graph-isomorphism

#### PLV: Compositional Lifting




```
Proposed IR Program, T'


define ... @main(...) {
  glue code

glue code

...
  glue code
}
```



#### PLV: Normalization & Matching



#### PLV: Extra Diagram

```
someFunc:

400494: mov %edi,-0x8(%rbp)
400497: cmpl $0x1,-0x8(%rbp)
40049b: jge 4004ad
4004a1: movl $0x1,-0x4(%rbp)
4004a8: jmpq 4004b4
4004ad: movl $0x0,-0x4(%rbp)
```

```
define ... @main(...) {
    glue code
    LIRS<sub>1</sub>


    glue code
    LIRS<sub>2</sub>

    ...
    glue code
    LIRS<sub>n</sub>
}
```

. . .


For each function F of T

#### Compositional Lifter: Algorithm



#### Compositional Lifter: Evaluation

Evaluated on 2348 binaries compiled from LLVM single-source benchmark functions



#### Normalizer

- ☐ Prunes-off syntactic differences between T & T' except for
  - Names of virtual registers, and
  - Order of non-dependent instructions

Optimization passes NOT formally-verified

☐ Uses 17 LLVM optimizations passes (manually discovered)

mem2reg licm gvn early-cse globalopt simplifycfg basicaa aa memdep dse deadargelim libcalls-shrinkwrap tailcallelim simplifycfg basicaa aa instcombine

#### Matcher: Iso-Graph Algorithm

(Borrowed from Saltz at al.\*)

Finding φ, Initial Match Set, O(n2): For each node n of G, find all potential matches n' in G'

2. Iterative Step: Iteratively prunes out elements from  $\varphi$  of each vertex based on its parents/child relations until fixed-point is reached

Time:  $O(n^2 \times | \varphi |)$  and  $| \varphi | = O(n)$ 

\*An Algorithm for Subgraph Pattern Matching on Large Labeled Graphs, IEEE International Congress on Big Data'14

#### Matcher: Iso-Graph Algorithm

(Borrowed from Saltz at al.\*)

1. Finding φ, Initial Match Set: For each node n of G, find all potential matches n' in G'

2. Iterative Step: Iteratively prunes out elements from  $\varphi$  of each vertex based on its parents/child relations until fixed-point is reached

<sup>\*</sup>An Algorithm for Subgraph Pattern Matching on Large Labeled Graphs, IEEE International Congress on Big Data'14

## Constraining ф: Our Approach

- 1. Finding φ, Initial Match Set: For each node n of G, find all nodes n' in G' s.t n & n' satisfies
  - Same instruction opcode
  - Same constant operands
  - Same number of outgoing edges

$$| \varphi | << n$$
  
Improves the complexity of iterative step

#### Matcher: Evaluation

- ☐ Run Matcher on 2348 LLVM single-source benchmark functions
  - Runtime: ranges from 0.06s 119.63s, median 4.91s

- ☐ Proved correctness of 2189 /2348 translations; success rate 93%
  - LOC of lifted IR: ranges from 86 32105, median 611
  - Remaining 159 manually inspected as false negatives; rate 7%

■ No real bugs found: Effectiveness evaluated using artificially injected bugs

## Normalizer: Phase Ordering Problem

#### Observation

- ☐ Changing the order of normalizer passes improves matching results
- ☐ Not all of 17 passes are needed for every pair of functions

#### Intuition

To frame the problem of selecting the normalizing pass sequence as an application of pass-sequence autotuning



#### Autotuning Based Normalizer

Instead of using a fixed-length normalizer pass-sequence for all function pairs, we will use an autotuner to find optimal pass-sequences one for each function pair

#### Autotuning Based Normalizer

Used OpenTuner\* framework for autotuning

- Search Space: Includes passes from the 17-length pass sequence
- Objective Function: Maximize  $\frac{t}{n}$

n = number of vertices in G

 $t = number of nodes in G having non-empty \phi$ 

<sup>\*</sup> OpenTuner: An Extensible Framework for Program Autotuning, PACT'14



#### Autotuning Pipleline

**Inputs: F**, **F**': Function pair compared for equivalence

**S**: Autotuner Search Space

**B**: Resource Budget

C: Objective-Function

Output: Set of candidate normalization passes satisfying C within B

```
candidate-passes = \varphi

while(B not exhausted)

t = Autotuner-Search(S)

F_N = Normalizer(F, t)

F'_N = Normalizer(F', t)
```

```
if check-objective-function-is-met(C, G_N, G'_N) candidate-passes = candidate-passes U t
```

<u>end</u>

return candidate-passes

#### Improved Matcher Pipeline

```
Inputs:
                    F, F': Function pair compared for equivalence
       candidate-passes: Autotuner generated candidate pass sequences
Output: true → F & F ' semantically equivalent
         false → F & F' may-be non-equivalent
foreach t in candidate-passes do
      F_N = Normalizer(F, t)
      F'_N = Normalizer(F', t)
      if IsGraphIsomorphic(G_N, G'_N)
             return true
      end
end
return false
```

## Autotuning Based Normalizer: Results

- ☐ Opentuner runtime range from 10.7 s 19.97 m, median 6.67 m
- ☐ Reduces false-alarm rate from 7% to 4%
- ☐ Length of autotuned-pass-sequence: median 7, mean 8 (< 17!)



#### Summary

- ☐ Validation of lifters w/o instrumentation or heavyweight equivalence checking is feasible
- ☐ Capitalized on a simple insight

Formal translation validation of single machine instructions is not only practical but also can be used as a building block for scalable full-program validation

- ☐ SITV valuable in finding real bugs in a mature lifter
- Proposed scalable full-program validation approach leveraging SITV


## Questions




- Matcher soundness ??
- Compd not formalized?
- Matcher False negatives? More structer graph iso?
- Control flow violations?
- Examples of Binary Analysis?
- Different ways of doing binary analysis?
- Detail about cmpxchg? Why max time?
- + Halide Paper?
- Add more Appl, Bug in x86-64 sema, SIV Bugs
- Outline
- Shake

```
uintptr_t r = a + b
uintptr_t safe_addptr (int *of, uint64_t a, uint64_t b)
                                                                         r < a
  uintptr_t r = a + b;
                                                             Overflow detected
                                                                 *of = 1
                                                                                // Overflow not detected
  if (r < a) // Condition not sufficient to prevent
               // overflow in case of 32-bit compilation
        *of = 1;
  return r;
                                                                        return r
```






Use symbolic-execution to find an input (a,b) such that



Use symbolic-execution to find an input (a,b) such that

No overflow detected i.e.  $(a + b \mod 2 \land 32) \ge a$ 



Use symbolic-execution to find an input (a,b) such that

No overflow detected i.e.  $(a + b \mod 2 \land 32) \ge a$ 

And

Overflow occurs i.e.  $a + b \ge 2^3$ 

#### Limitations

☐ Incomplete LLVM Semantics

■ Normalizer not formally-verified

#### Simplification Rules

```
• BV[I:J] • BV[J:K]
                                       \rightarrow BV[I:K]
• BV[0: bitwidth(BV)-1]
                                 \rightarrow BV
• (BV1[0:63] \circ BV2[0:63])[0:31] \rightarrow BV2[0:31]
• (BV1[0:63] \circ BV2[0:63])[64:96] \rightarrow BV1[0:31]
• (BV1[0:63] • BV2[0:63])[32:96]
                                       \rightarrow (BV1[0:31] \circ BV2[32:63])
• (BV[32:63])[0:8]
                                       \rightarrow BV[32:39]
• (BV1 boolOp BV2)[I:J]
                                       \rightarrow BV1[I:J] & BV2[I:J]
• (cond? BV1:BV2)[I:J]
                                       \rightarrow (cond? BV1[I:J]:BV2[I:J])
• BV • (cond ? BV2 : BV3) \rightarrow (cond ? BV • BV1: BV • BV2)
• (cond? BV1: BV2) binOp (cond? BV3: BV4) → (cond? BV1 binOp BV3: BV2 binOp BV4)
• add_double(A, 0) \rightarrow A if MSB of A is 0 /* To avoid A being -0.0 */
```

## Sound transpilation from binary to machine-independent code, Roberto et al. SBMF 2017

- ☐ Formally modeled BIL IR in the interactive theorem prover HOL4
- ☐ Implemented a verified transpiler for ARMv8 programs to BIL IR
- ☐ Handling other machine architectures (e.g. x86, x64 MIPS) require developing new transpilers
- $\square$  Verified transpilation of an instruction takes  $\sim$  9 s
- ☐ Evaluated on few examples; Biggest ones are
  - bignum library function with 141 Arm instructions → 907 lines of BIL
  - AES functions with 535 Arm instructions → 3920 lines of BIL

#### Why LLVM is Pervasively as Lifted IR

- ☐ Mature symbolic Analysis tools like KLEE
- Industry standard optimization passes used for re-optimization and re-targeting
- ☐ Clang LibTooling for efficient instrumentation
- ☐ Decompilers like llvm-mctoll\* makes heavy use of LLVM compilation pileline

<sup>\*</sup> Aaron Smith and S. Bharadwaj Yadavalli. 2018. LLVM Based Binary Raiser: llvm-mctoll

#### Matching Results: Spec2006

- ☐ Out of total 3870 functions, success rate is 60%
- ☐ Working on the 40% failure cases (potential false negatives )

<sup>\*</sup> Aaron Smith and S. Bharadwaj Yadavalli. 2018. LLVM Based Binary Raiser: llvm-mctoll

#### SITV: Jump

conc\_pc: jz 8 (conc\_pc is the concrete value of PC for current instruction in isolation)

#### X86-64 Semantics

RIP = conc\_pc

RIP summary:  $SYMX_ZF == 1 ? conc_pc + 8 : conc_pc + 2$ 

#### **LLVM Semantics**

PC = conc\_pc

PC summary: SYML\_ZF == 1? conc\_pc + 8 : conc\_pc + 2

Current Block summary: SYML\_ZF == 1 ? conc\_pc + 8 : conc\_pc + 2

#### **Equivalence checks**

#### **Precondition:**

1.  $SYMX_ZF = SYML_ZF$ 

#### **Assert:**

- 1. RIP summary = PC summary
- 2. RIP summary = Current Block summary

# Compositional Lifting: Jump

During Compositional Lifting, the conc\_pc value need to be fixed using the actual value of PC w.r.t the program context

### SITV: Data Access Instructions

#### movq 0x602040, %

- ☐ During SITV, w/o full program context, we can only validate the fact whether the constant 0x602040 (which could potentially be an address) is correctly moved to the destination register.
- ☐ However, we tested both the behaviors.

## Repeat Instruction Validation

- ☐ We symbolically executing those instruction with symbolic input state and comparing the summaries (using solver checks) of any single i<sup>th</sup> iteration of the two loops.
- Moreover, such loops are bounded by a constant thus must terminate.
- ☐ Equivalence check is preconditioned on the fact that the register or memory value, corresponding to the loop trip count, are asserted to be equivalent.

# Simulation Testing Based Approaches

Path-exploration lifting: Hi-fi tests for Lo-fi emulators, ASPLOS'12 by Martignoni et al.

- ☐ Symbolic execution of a *Hi-Fi emulator* to generate test-cases to validate a *Lo-Fi emulator*
- ☐ Hardware co-simulation testing of Lo-Fi emulator using generated testcases
- ☐ Tested single instruction as opposed to multiple-instruction sequences

# Formal Method Based Approaches

**Testing Intermediate Representations for Binary Analysis**, ASE'17 by Kim et al.

- ☐ Differential testing of three binary lifters BAP, BINSEC, and PyVEX
- Translated the respective IRs to a common representation to be compared using SAT solver
- ☐ Ignored instructions whose semantics are not "explicitly" exposed in IR
- ☐ Tested single instruction as opposed to multiple-instruction sequences

# Formal Method Based Approaches

Towards verified binary raising, SpISA'19 by John et al.

☐ Validates the translation of basic-blocks in isolation

☐ Assisted by various manually written annotations, which are prone to errors

### Matcher

```
Inputs: T: McSema-lifted IR.
        T': Compositional Lifter lifted IR.
Output: true → T & T' semantically equivalent
         false → T & T' may-be non-equivalent
foreach corresponding function pair (F,F') in (T,T') do
       F_N = Normalizer(F)
       F'_{N} = Normalizer(F')
       G_N = DataDependenceGraph(F_N)
       G'_{N} = DataDependenceGraph(F'_{N})
       if not IsGraphIsomorphic*(G_N, G'_N)
                // A potential bug in McSema while lifting
                return false
        end
end
return true
```

# Subgraph Isomorphism

A graph is **subgraph isomorphi** another if the first graph match subgraph of the second structures semantically.

```
1: procedure DUALSIM(G, Q, \P):
         changed \leftarrow true
         while changed do
 3:
              changed \leftarrow false
              for u \leftarrow V_q do
                  for u' \leftarrow Q.adj(u) do
                      \Phi'(u') \leftarrow \emptyset
                      for v \leftarrow \Phi(u) do
                           \Phi_v(u') \leftarrow G.adj(v) \cap \Phi(u')
                           if \Phi_v(u') = \emptyset then
10:
                                remove v from \Phi(u)
11:
                                if \Phi(u) = \emptyset then
12:
13:
                                    return empty \Phi
                                end if
14:
                                changed \leftarrow true
15:
                           end if
16:
                           \Phi'(u') \leftarrow \Phi'(u') \cup \Phi_v(u')
17:
                      end for
18:
                      if \Phi'(u') = \emptyset then
19:
                           return empty \Phi
20:
                      end if
21:
                      if \Phi'(u') is smaller than \Phi(u') then
22:
                           changed \leftarrow true
23:
                      end if
24:
                      \Phi(u') = \Phi(u') \cap \Phi'(u')
25:
                  end for
26:
              end for
27:
         end while
28:
```

## Co-inductive Reasoning

int 
$$s = 0$$
; int  $n = N$ ;  
while  $(n > 0) \{ s = s + n; n = n - 1; \}$   
return  $s$ ;

#### **Spec1:- Main Configuration**

#### Pre-condition:

- 1. s = 0
- $2. \quad n = N$
- 3.  $0 \le N < 2^{32}$
- 4.  $0 \le N(N+1)/2 < 2^{32}$

#### Post-condition:

- 1. s = N(N+1)/2
- 2. n = 0

#### **Spec2:- Loop Invariant**

#### Pre-condition:

- 1. s = B
- $2. \quad n = A$
- 3.  $0 \le A < 2^{32}$
- 4.  $0 \le B < 2^{32}$
- 5.  $0 \le B + A(A+1)/2 < 2^{32}$

#### Post-condition:

- 1. s = B + A(A+1)/2
- 2. n = 0

## Proving Spec1 assuming Spec2 is met

#### **Prove Steps**

- 1. Start with s = 0 and n = N s.t.  $0 < N < 2^{32}$
- 2. Sym-exec till loop header L1
- 3. Summary till that point:  $n = N \& s = 0 \Rightarrow PREC2$  as PREC1 is true.
- 4. Using induction, s = 0 + N(N+1)/2 and  $n = 0 \Rightarrow POSTC1$
- 5. Spec1 is met

## **Spec1:- Main Configuration** (To Be Proved)

Pre-condition (**PREC1**):

- 1. s = 0
- 2. n = N
- 3.  $0 \le N < 2^{32}$
- 4.  $0 \le N(N+1)/2 < 2^{32}$

#### Post-condition (**POSTC1**):

- 1. s = N(N+1)/2
- 2. n = 0

#### Code

```
int s = 0; int n = N;
L1: while (n > 0) {
    s = s + n;
    n = n - 1;
}
```

#### L:

return s;

## Spec2:- Loop Invariant (Assumed True)

#### Pre-condition (PREC2):

- 1. s = B
- $2. \quad n = A$
- 3.  $0 \le A < 2^{32}$
- 4.  $0 \le B < 2^{32}$
- 5.  $0 \le B + A(A+1)/2 < 2^{32}$

#### Post-condition:

- 1. s = B + A(A+1)/2
- 2. n = 0

## Proving Spec2 assuming Spec1 is met

#### **Steps**

- 1. Start with s = B and n = A s.t. 0  $\leq$  A,B < 2<sup>32</sup> & 0  $\leq$  B + A(A+1)/2 < 2<sup>32</sup>
- 2. If  $A \leq 0$ 
  - 1. A = 0 (since  $0 \le A, B < 2^{32}$ )
  - 2. Sym-ex till L gives n = 0 and  $s = B \Rightarrow POSTC2$
- 3. If A > 0
  - 1. sym-exec one-loop iteration till L1 gives n' = A-1 and s' = B + A  $\Rightarrow$  **PREC2** as A > 0  $\Rightarrow$  A - 1  $\geq$  0 and 0  $\leq$  B + A(A+1)/2 < 2<sup>32</sup>  $\Rightarrow$  0  $\leq$  B + A < 2<sup>32</sup>
  - 2. Using Induction: n'' = B+A+ (A-1)A/2 = B+A(A+1)/2and  $n'' = 0 \Rightarrow POSTC2$

#### 4. Spec2 is met

# Spec1:-Main Configuration (Assumed True)

Pre-condition:

- 1. s = 0
- 2. n = N
- 3.  $0 \le N < 2^{32}$
- 4.  $0 \le N(N+1)/2 < 2^{32}$

#### Post-condition (**POSTC1**):

- 1. s = N(N+1)/2
- 2. n = 0

return s;

```
int s = 0; int n = N;
L1: while (n > 0) {
        s = s + n;
        n = n - 1;
     }
L:
```

## **Spec2:- Loop Invariant** (To be Proved)

Pre-condition (PREC2):

- 1. s = B
- 2. n = A
- 3.  $0 \le A < 2^{32}$
- 4.  $0 \le B < 2^{32}$
- 5.  $0 \le B + A(A+1)/2 < 2^{32}$

#### Post-condition (**POSTC2**):

- 1. s = B + A(A+1)/2
- 2. n = 0

### Extension to Other Lifters

#### Can be extended to other lifters, provided

- 1. Formal semantics of ISA and target language are available.
- 2. Target language amenable to normalization using semantics-preserving transformations.

#### **Engineering effort**

- ☐ SITV can be applied as is as long as (1) is satisfied
- ☐ PLV has three components
  - Compositional Lifting: The "glue code" that the Compositional lifter uses for lifting is specific the lifter (under test) and hence need to be discovered for each new lifter.
  - Normalization: Needs (2) to be satisfied
  - Matcher: Can be applied as is

### Future Work

**☐** Formally verifying Normalizer

- Efficient matching
  - e.g., based on iteratively pruning the matched sub-graphs and look for more isomorphic matches after normalizing the residual graph


**☐** Efficient Autotuning

### SITV >> PLV


```
.data
0x60f238: <GLOBL>
...
.text
someFunction:
addq %rax, %rbx
movq 0x60f238, %rax
```

Binary Program (P)


```
define ... @someFunction (%struct.State* %S, ...) {
    %RAX = getelementptr ... %S, ...; Compute simulated RAX address
    %RBX = getelementptr ... %S, ...; Compute simulated RBX address
    %RCX = getelementptr ... %S, ...; Compute simulated RCX address
    ; mov 0x60f238, %rax
    %VAL MEM = load i64, i64* %GLOBL
    store i64 %VAL MEM, i64* %RAX
    ; addq %rax, %rbx
    %VAL RBX = load i64, i64* %RBX
    %VAL_RAX = load i64, i64* %RAX
    %X = add i64 %VAL_RAX, i64 %VAL_RBX
    store i64 %X, i64* %RBX
```




### Phase II: PLV



### Phase II: PLV



### Phase I: SIV



Validation Failed (Report Bug)

Translation Validated! (Cache I,S)

# A Few Reported Bugs

```
*
```

Stoke Implementation May 2018

```
PSLLD (with 64-bit operand)
```



#### PSLLD (with 64-bit operand)

```
IF (COUNT > 31)  
THEN  
DEST[64:0] \leftarrow 000000000000000H;  
ELSE  
DEST[31:0] \leftarrow ZeroExtend(DEST[31:0] << COUNT);  
DEST[63:32] \leftarrow ZeroExtend(DEST[63:32] << COUNT);  
FI;
```

We defined the **most complete** and **thoroughly tested** formal semantics of **user-level** x86-64 ISA

We defined the **most complete** and **thoroughly tested** formal semantics of **user-level** x86-64 ISA

github.com/kframework/X86-64-semantics

☐ Most complete user-level support (3155 instruction variants)

We defined the **most complete** and **thoroughly tested** formal semantics of **user-level** x86-64 ISA

- ☐ Most complete user-level support (3155 instruction variants)
- ☐ Thoroughly tested against hardware using 7000+ input states and GCC-c torture tests

We defined the **most complete** and **thoroughly tested** formal semantics of **user-level** x86-64 ISA

- ☐ Most complete user-level support (3155 instruction variants)
- ☐ Thoroughly tested against hardware using 7000+ input states and GCC-c torture tests
- ☐ Found bugs in Intel manual and related projects

We defined the **most complete** and **thoroughly tested** formal semantics of **user-level** x86-64 ISA

- ☐ Most complete user-level support (3155 instruction variants)
- ☐ Thoroughly tested against hardware using 7000+ input states and GCC-c torture tests
- ☐ Found bugs in Intel manual and related projects
- ☐ Demonstrated applicability to formal reasoning