

## Sandeep Dasgupta

Email: sdasgup3@illinois.edu Email: sandigame.123@gmail.com

Webpage: http://webhost.engr.illinois.edu/~sdasgup3

Github: https://github.com/sdasgup3

Phone: (+1) 2174172344

#### INTERESTED IN

- Compiler (LLVM, GCC) (Frontend/Backend/Optimizations)
- Binary Code Decompilation

- Static/Dynamic Program Analysis
- Language Formal Semantics
- Design of Interpreter & Dynamic typed languages
- Parallel & Power Aware Computation
- Data Analysis using Statistical tools
- Symbolic Execution

## Languages proficient with

• Go, C++, Swift, Haskel, C, Assembly • Perl, Python, R • Pthread, OpenMP, MPI, Charm++

#### Career Overview

## PhD Computer Science – GPA 3.95/4.00

August 2013 - April 2019 (Expected)

## $CS \ @ \ University \ of \ Illinois \ Urbana \ Champaign$

- Working with Prof. Vikram S. Adve on ALLVM Research Project
- Current Research
  - Formal semantics of X86-64 ISA. *Public Repository*
  - Binary decompilation to LLVM: Extracting high level semantic information from binaries. Poster Presentation @LLVM Developers' Meeting, 2016.

# Software Engineering Intern *Google Inc.*

September 2018 - December 2018

- Worked in "Google kernel performance" team to augment the perf tools with "*Topdown Analysis*" capability.
- Data Profiling to extract type information from binaries. Given a set of hot load/store instructions (generated by sampling the application using tools like perf), the problem is to find the type of the data address associated with those instructions. The found type information (which can be referred to as hot types) are useful in optimizing memory allocation strategies or cache utilization. Deployed prototype tools based on two different approaches: (1) Based on Allocation Based Profiling and (2) Based on Dwarf debug Info.

# Software Engineering Intern Google Inc.

May 2017 - August 2017

• Worked in "Google continuous profiling and efficiency" team to augment the profiling tools with analysis capable of guiding the service owners to pinpoint unexpected performance changes (called "havocs" in this work) in CPU time. Developed a statistical Go tool which determines potential "havocs" with reduced false positive rate. Came up with an idea of correlating the statistically detected trend changes in the data with build CL changes which not only gives confidence on trend change detection but also helps in reducing the false positives.

Compiler Engineer, PhD Intern *Apple Inc.* 

April 2016 - August 2016

- Worked in Swift Performance Team on an exploratory project which requires sound knowledge in compiler backend. Achieved functional completeness with real work loads.
- Carried out the entire project independently under the supervision of a full time employee.

# Component Design Engineer Intel Technology India Pvt. Ltd.

August 2011 - June 2013

- Worked as Design Automation Engineer for Formal Equivalence Verification (FEV) of hardware designs for Broadwell (BDX) and Skylake (SKL) projects. Involves building flows and methodologies and interacting closely with global FEV teams to provide FEV solutions.
- Owner of tools and infrastructures for driving FEV central runs for BDX. Invloves working closely with teams of various design styles.

M.Tech Computer Science & Engineering – CPI 9.00/10.00 Indian Institute Of Technology Kanpur, Kanpur, India.

August 2009 - June 2011

• Secured rank 1 in M. Tech 2009 Batch, IIT Kanpur.

## Senior Member Of Technical Staff

August 2006 - July 2009

Interra Systems India Pvt. Ltd.

- Developer of Interra's premiere front-end analyzer products Cheetah (SystemVerilog) and MVV(Mixed Verilog Vhdl) and provided support for several new constructs of System Verilog IEEE-1800-2005.
- Worked with Atrenta (I) Pvt. Ltd. (service project) for the development of System Verilog features in Spyglass DFT.
- Awarded Interra Humming Bird Award in recognition of & appreciation for providing excellent support to Atrenta (I) Pvt. Ltd. in the project "IEEE compliance for Spyglass".

B.E. Computer Science & Engineering – First Class with Honors, 85.625/100.00 August 2002 - June 2006

Indian Institutes of Engineering Science and Technology, Shibpur, West Bengal, India.

- Awarded University Gold Medal for securing 1st Rank in BE, Computer Science & Engineering, 2002 batch.
- Awarded **Best Student Award**, sponsored by Tata Consultancy Services, for outstanding performance in BE, Computer Science & Engineering, 2002 batch.

#### Publications

#### Conferences

- Sandeep Dasgupta, Daejun Park, Theodoros Kasampalis, Vikram S. Adve & Grigore Rosu. "A Complete Formal Semantics of x86-64 User-Level Instruction Set Architecture", in *Programming Language Design and Implementation*, PLDI 2019.

  [PDF] [DOI] [BIB] [PLDI'19]
- Sandeep Dasgupta & Amey Karkare. "Precise shape analysis using field sensitivity", in *Proceedings* of the 27th Annual ACM Symposium on Applied Computing, SAC 2012.

  [PDF] [DOI] [BIB] [SAC'12]
- Barnali Basak, Sandeep Dasgupta & Amey Karkare. "Heap Dependence Analysis for Sequential Programs", International Conference on Parallel Computing, ParCo 2011.

  [PDF] [DOI] [BIB] [ParCo'11]

### Journals & Workshops

- Sandeep Dasgupta, Amey Karkare & P. Vinay K. Reddy. "Precise shape analysis using field sensitivity.", in *Innovations in Systems and Software Engineering*, ISSE 2013.
   [PDF] [DOI] [BIB] [ISSE'13]
- Andrew H. Miranti, <u>Sandeep Dasgupta</u>. "Formalizing x86-64 Instruction Decoder in K, in Workshop on Instruction Set Architecture Specification, SpISA 2019. [PDF] [SpISA'19]

#### **Invited Talks**

• Sandeep Dasgupta. "The K Framework.", in Workshop on Declarative Program Analysis, DPA 2019. [PDF] [DPA'19]

#### Poster Submissions

- Sandeep Dasgupta and Vikram S. Adve. "A Complete Formal Semantics of User-Level ISA.", in Office of Naval Research (ONR), Total Platform Cyber Protection Program Meet, 2019.

  [PDF]
- Sandeep Dasgupta, Joshua Cranmer, Edward Schwartz and Vikram S. Adve. "Binary Decompilation to LLVM IR", LLVM Developers' Meeting, 2016.
   [PDF] [LLVM Dev Meet'16]
- Sandeep Dasgupta, Barnali Basak & Amey Karkare. "Dependence Analysis for Parallelization of Sequential Programs", the 8th ASIAN Symposium on Programming Languages & Systems, APLAS 2010.
   [PDF] [APLAS'10]

#### ACADEMIC PROJECTS

#### **Projects**

- Profiler Using Clang based AST Instrumentation [Github]

  Abstract: Clang based AST reformatting tool used for injecting instrumentation
  - Abstract: Clang based AST reformatting tool used for injecting instrumentation code in C/C++ programs. The goal is collecting profiles (run-times and execution frequencies) on C/C++ programs.
- *LLVM* based Dwarf Type Reader [Github]

  Abstract: To read type information from *debug info* section of executables using *LLVM* based APIs.
- Pointer Analysis Debugger [Presentation] [Github]

  Abstract: To detect bugs in LLVM's pointer analysis using a mix of static program analysis and dynamic symbolic execution.
- Partial Redundancy Elimination(PRE) [Report] [Github]

  Abstract: Implemented a PRE optimization pass in LLVM and measured results on a variety of applications and did a detailed study on the performance numbers.
- Extended GCC's Global Dataflow Analyzer [Report] [Github]

  Abstract: Extended the Generic Data Flow Analyzer GDFA (of gcc) to the data flow frameworks where data flow information can be represented using bit vectors but the frameworks are not bit vector frameworks because they are non-separable e.g., faint variable analysis, possible undefined variable analysis, strongly live variable analysis.
- Designing an Interpreter of a dynamic language for Graph algorithms [Report]

  Abstract: Designed a dynamically typed language and an interpreter for it and achieved a slowdown of 2X w.r.t the execution time of statically compiled C language. This is obtained by providing built-in compiled functions for simple graph computation which in turn help to build complex ones.
- Mitigating Impact of Heterogeneity Across Power-constrained Nodes on Parallel Applications through Load Balancing [Report] [Github]

  Abstract: Different processors across the nodes have different execution times for the same work-loads. This performance imbalance is seen only when the CPU power is capped to low values. This performance imbalance causes increased execution times of the parallel applications. We did a detailed study and proposed a power aware load balancer (using Charm++) which minimized the performance imbalance at the lower power caps by tackling this heterogeneity.
- Designing superscalar processor [Github]

  Abstract: Developed a superscalar processor (with an issue rate of 2) using verilog hdl, and an assembler for that processor using flex and bison.
- Graph Coloring Using State Space Search [Report] [Github]

  Abstract: Leveraged the state space search model for implementing graph coloring in parallel in Charm++. Some of the challenges for efficient exploration of space by chares include intelligent pruning

of the state space, load balancing, grain-size control and low-overhead communication between chares. Evaluated multiple options for each of these, and come up with design decisions which would work for a large category of real-life graph applications.

#### My Hobbies

#### **Kuk Sool Won**

• At the moment I am actively learning "Kuk Sool Won", a Korean martial arts system, which involves systematic study of all traditional fighting arts. This incorporates physical exercise, as well as mental development and traditional weapons training.

### **Dancing**

- I am also fond of dancing and choreography, preferably on Bollywood Beats. Have a look
  - Group@UIUC Durga Puja Festival 2016
  - Group@UIUC Tagore Festival 2016
  - Solo@UIUC New Year Festival 2015
  - Solo@IIT Kanpur, Hall Festival 2011

### Table Tennis

• I have spent considerable amount of time playing Table Tennis with excellent players, so ping pong comes naturally to me.